This paper is a postprint of a paper submitted to and accepted for publication in IET Circuits, Devices & Systems and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at the IET Digital Library.


This work studies the transient responses and steady-state ripples of digital low dropout (LDO) voltage regulators. Simulation models as well as closed-form expressions are provided for estimating the LDO output settling behaviour after load current or reference voltage changes. Estimation equations for the magnitude and frequency of LDO output steady-state ripples are also presented. The accuracy of the developed models is verified by comparing estimation data with results obtained from circuit simulations. The use of the developed estimation equations in design space exploration is also demonstrated.