Date of Award
8-1-2011
Degree Name
Master of Science
Department
Electrical and Computer Engineering
First Advisor
Tragoudas, Spyros
Abstract
Threshold logic gates allow for complex multi-input functions to be implemented using a single gate reducing the power and area of the circuit. Clocked based threshold gates have the additional advantage of its capability of being nanopipelined to increase network throughput. To produce a threshold network the proposed algorithm accepts a traditional algebraic boolean network as an input and resynthesizes it into a nanopipelined threshold logic network. The algorithm is the first to our knowledge that synthesizes in a manner to not only minimize the number of clusters produced from synthesizing the algebraic boolean network but also to minimize associated buffer insertion overhead in producing a clocked threshold gate network.
Access
This thesis is only available for download to the SIUC community. Others should
contact the interlibrary
loan department of your local library.