© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.


An automatic test pattern generation approach to
detect delay defects in a circuit consisting of current mode
threshold logic gates is introduced. Each generated pattern
should excite the maximum propagation delay at the fault site.
Manufactured weights may vary, and maximum delay is ensured
by applying an appropriately generated set of patterns per fault.
Experimental results show the efficiency of the proposed methods.