Date of Award

5-1-2010

Degree Name

Master of Science

Department

Electrical and Computer Engineering

First Advisor

Tragoudas, Spyros

Abstract

In this paper, we highlight an effective approach that deals with the circuit delay post fabrication. This approach addresses certain issues in post silicon debug. Our approach takes into account the intra-die and inter-die variations and aims at determining the actual parameters associated with each cell on the fabricated VLSI chip. We present a methodology that determines the delay of each cell on the fabricated VLSI chip by performing empirical analysis on measurable paths in the circuit.

Share

COinS
 

Access

This thesis is only available for download to the SIUC community. Others should
contact the interlibrary loan department of your local library.